* Independent Registers for A and B Buses * Multiplexed Real−Time and Stored Data Transfers * Choice of True and Inverting Data Paths * 3−State Outputs
This website uses cookies or similar technologies, to enhance your browsing experience and provide personalized recommendations. By continuing to use our website, you agree to our Privacy Policy
Download